The Capstone-RISC-V Instruction Set Reference

Table of Contents

1.	Introduction	5
	1.1. Goals.	5
	1.2. Major Design Elements	5
	1.3. Capstone-RISC-V ISA Overview	6
	1.4. Assembly Mnemonics	6
	1.5. Notations.	6
	1.6. Bibliography	7
2.	Programming Model	8
	2.1. Capabilities	8
	2.2. Variants	. 10
	2.3. Extension to General-Purpose Registers	. 10
	2.4. Extension to Other Registers	. 11
	2.5. Added Registers.	. 12
	2.6. Extension to Memory.	. 12
	2.7. Instruction Set	. 13
3.	Capability Manipulation Instructions	. 14
	3.1. Cursor, Bounds, and Permissions Manipulation	. 14
	3.2. Type Manipulation	. 17
	3.3. Dropping	. 18
	3.4. Revocation	. 18
4.	Memory Access Instructions	. 20
	4.1. Load/Store with Capabilities	. 20
	4.2. Load/Store Capabilities	. 22
	4.3. <i>TransCapstone</i> Added Instructions	. 23
5.	Control Flow Instructions.	. 25
	5.1. Jump to Capabilities	. 25
	5.2. Domain Crossing.	. 25
	5.3. A World Switching Extension for <i>TransCapstone</i>	. 28
6.	Adjustments to Existing Instructions.	. 31
	6.1. Control Flow Instructions	. 31
	6.2. Memory Access Instructions	. 32
7.	Interrupts and Exceptions	
	7.1. Exception and Exit Codes	. 34
	7.2. Pure Capstone	. 35

7.3. TransCapstone	36
8. Memory Consistency Model	40
Appendix A: Debugging Instructions (Non-Normative)	41
A.1. World Switching	41
A.2. Exception Handling	41
Appendix B: Instruction Listing	43
Appendix C: Assembly Code Examples	46
Appendix D: Abstract Binary Interface (Non-Normative)	47

Contributors to this document include (in alphabetical order): Jason Zhijingcheng Yu



1. Introduction

The Capstone project is an effort to explore the design of a new CPU instruction set architecture that achieves multiple security goals including memory safety and isolation with one unified hardware abstraction.

1.1. Goals

The ultimate goal of Capstone is to unify the numerous hardware abstracts that have been added as extensions to existing architectures as afterthought mitigations to security vulnerabilities. This goal requires a high level of flexibility and extensibility of the Capstone architecture. More specifically, we aim to support the following in a unified manner.

Exclusive access

Software should be guaranteed exclusive access to certain memory regions if needed. This is in spite of the existence of software traditionally entitled to higher privileges such as the OS kernel and the hypervisor.

Revocable delegation

Software components should be able to delegate authority to other components in a revocable manner. For example, after an untrusted library function has been granted access to a memory region, the caller should be able to revoke this access.

Dynamically extensible hierarchy

The hierarchy of authority should be dynamically extensible, unlike traditional platforms which follow a static hierarchy of hypervisor-kernel-user. This makes it possible to use the same set of abstractions for memory isolation and memory sharing regardless of where a software component lies in the hierarchy.

Safe context switching

A mechanism of context switching without trusting any other software component should be provided. This allows for a minimal TCB if necessary in case of a highly security-critical application.

1.2. Major Design Elements

The Capstone architecture design is based on the idea of capabilities, which are unforgeable tokens that represent authority to perform memory accesses and control flow transfers. Capstone extends the traditional capability model with new capability types including the following.

Linear capabilities

Linear capabilities are guaranteed not to alias with other capabilities. Operations on linear capabilities maintain this property. For example, linear capabilities cannot be duplicated. Instead, they can only be moved around across different registers or between registers and memory. They can hence enable safe exclusive access to memory regions. Capabilities that do not have this property are called *non-linear* capabilities.

Revocation capabilities

Revocation capabilities cannot be used to perform memory accesses or control flow transfers. Instead, they convey the authority to revoke other capabilities. Each revocation capability is derived from a linear capability and can later be used to revoke (i.e., invalidate) capability derived from the same linear capability. This mechanism enables revocable and arbitrarily extensible chains of delegation of authority.

Uninitialised capabilities

Uninitialised capabilities convey write-only authority to memory. They can be turned into linear capabilities after the memory region has been "initialised", that is, when the whole memory region has been overwritten with fresh data. Uninitialised capabilities enable safe initialisation of memory regions and prevent secret leakage without incurring extra performance overhead.

1.3. Capstone-RISC-V ISA Overview

While Capstone does not assume any specific modern ISA, we choose to propose a Capstone extension to RISC-V due to its open nature and the availability of toolchains and simulators.

The Capstone-RISC-V ISA is a 64-bit RISC-V extension that makes the following types of changes to the base architecture:

- Each general-purpose register is extended to 129 bits to accommodate 128-bit capabilities.
- New instructions for manipulating capabilities are added.
- New instructions for memory accesses using capabilities are added.
- New instructions for control flow transfers using capabilities are added.
- Semantics of a small number of existing instructions are changed to support capabilities.
- Semantics of interrupts and exceptions are changed to support capabilities.

1.4. Assembly Mnemonics

Each Capstone-RISC-V instruction is given a mnemonic prefixed with CS.. In contexts where it is clear we are discussing Capstone-RISC-V instructions, we will omit the CS. prefix for brevity.

In assembly code, the list of operands to an instruction is supplied following the instruction mnemonic, with the operands separated by commas, in the order of rd, rs1, rs2, imm for any operand the instruction expects.

1.5. Notations

When specifying the semantics of instructions, we use the following notations to represent the type of each operand:

I

Integer register.

C

Capability register.

S

Sign-extended immediate.

Z

Zero-extended immediate.

1.6. Bibliography

The initial design of Capstone has been discussed in the following paper:

• Capstone: A Capability-based Foundation for Trustless Secure Memory Access by Jason Zhijingcheng Yu, Conrad Watt, Aditya Badole, Trevor E. Carlson, Prateek Saxena. In *Proceedings of the 32nd USENIX Security Symposium*. Anaheim, CA, USA. August 2023.

2. Programming Model

The Capstone-RISC-V ISA has extended the part of the machine state, including both some registers and the memory, to enable the storage and handling of capabilities.

2.1. Capabilities

2.1.1. Width

The width of a capability is 128 bits. We represent this as CLEN = 128 and CLENBYTES = 16. Note that this does not affect the width of a raw address, which is XLEN = 64 bits (i.e., XLENBYTES = 8 bytes).

2.1.2. Fields

Each capability has the following architecturally-visible fields:

Table 1. Fields in a capability

Name	Range	Description
valid	01	Whether the capability is valid: 0 = invalid, 1 = valid
type	06	The type of the capability: 0 = linear, 1 = non-linear, 2 = revocation, 3 = uninitialised, 4 = sealed, 5 = sealed-return, 6 = exit
cursor	02^XLEN-1	Not applicable when type = 4 (sealed), type = 5 (sealed-return), or type = 6 (exit). The memory address the capability points to (to be used for the next memory access)
base	02^XLEN-1	Not applicable when type = 6 (exit). The base memory address of the memory region associated with the capability
end	02^XLEN-1	Not applicable when type = 4 (sealed), type = 5 (sealed-return), or type = 6 (exit). The end memory address of the memory region associated with the capability

Name	Range	Description
perms	04	Not applicable when type = 4 (sealed), type = 5 (sealed-return) or type = 6 (exit). The permissions associated with the capability: 0 = no access, 1 = read-only, 2 = read-execute, 3 = read-write, 4 = read-write-execute
async	01	Only applicable when type = 4 (sealed) or type = 5 (sealed-return). Whether the capability is sealed asynchronously: 0 = synchronously, 1 = asynchronously
reg	031	Only applicable when type = 5 (sealed-return). The index of the general-purpose register to restore the capability to

The range of the perms field has a partial order ← defined as follows:

We say a capability c aliases with a capability d if and only if the intersection between [c.base, c.end) and [d.base, d.end) is non-empty.

For two revocation capabilities c and d (i.e., c.type = d.type = 2), we say c <t d if and only if

- c aliases with d
- The creation of c was earlier than the creation of d

In addition to the above fields, an implementation also needs to maintain sufficient metadata to test the <t relation. It will be clear that for any pair of revocation capabilities that alias, the order of their creations is well-defined.

Note

The valid field is involved in revocation, where it might be changed due to a revocation operation on a different capability. A performant implementation, therefore, may prefer not to maintain the valid field inline with the other fields.

Implementations are free to maintain additional fields to capabilities or compress the representation of the above fields, as long as each capability fits in CLEN bits. It is not required to be able to represent capabilities with all combinations of field values, as long as the

following conditions are satisfied:

- For load and store instructions that move a capability between a register and memory, the value of the capability is preserved.
- The resulting capability values of any operation are not more powerful than when the same operation is performed on a Capstone-RISC-V implementation without compression. More specifically, if an execution trace is valid (i.e., without exceptions) on the compressed implementation, then it must also be valid on the uncompressed implementation. For example, a trivial yet useless compression would be to store nothing and always return a capability with valid = 0 (TODO: double-check this claim).

2.2. Variants

Capstone currently supports two variants of the ISA, i.e. *Pure Capstone* and *TransCapstone*. While *Pure Capstone* is a pure capability-based ISA, *TransCapstone* is a hybrid ISA that supports both capabilities and traditional virtual memory. In *TransCapstone*, the memory is divided into two parts, i.e., the secure memory and the untrusted memory. The range of the secure memory is defined as [SBASE, SEND), where SBASE and SEND are required to be aligned to CLEN bits. These two variants share most of the parts of the ISA, and separate descriptions are provided for the parts that are different.

2.3. Extension to General-Purpose Registers

The Capstone-RISC-V ISA extends each of the 32 general-purpose registers, so it contains either a capability or a raw XLEN-bit integer. The type of data contained in a register is maintained and confusion of the type is not allowed, except for x0/c0 as discussed below. In assembly code, the type of data expected in a register operand is indicated by the alias used for the register, as summarised in the following table.

XLEN-bit integer	Capability
x0/zero	c0/cnull
x1/ra	c1/cra
x2/sp	c2/csp
x3/gp	c3/cgp
x4/tp	c4/ctp
x5/t0	c5/ct0
x6/t1	c6/ct1
x7/t2	c7/ct2
x8/s0/fp	c8/cs0/cfp
x9/s1	c9/cs1
x10/a0	c10/ca0

XLEN-bit integer	Capability	
x11/a1	c11/ca1	
x12/a2	c12/ca2	
x13/a3	c13/ca3	
x14/a4	c14/ca4	
x15/a5	c15/ca5	
x16/a6	c16/ca6	
x17/a7	c17/ca7	
x18/s2	c18/cs2	
x19/s3	c19/cs3	
x20/s4	c20/cs4	
x21/s5	c21/cs5	
x22/s6	c22/cs6	
x23/s7	c23/cs7	
x24/s8	c24/cs8	
x25/s9	c25/cs9	
x26/s10	c26/cs10	
x27/s11	c27/cs11	
x28/t3	c28/ct3	
x29/t4	c29/ct4	
x30/t5	c30/ct5	
x31/t6	c31/ct6	

x0/c0 is a read-only register that can be used both as an integer and as a capability, depending on the context. When used as an integer, it has the value 0. When used as a capability, it has the value { valid = 0, type = 0, cursor = 0, base = 0, end = 0, perms = 0 }. Any attempt to write to x0/c0 will be silently ignored (no exceptions are raised).

2.4. Extension to Other Registers

2.4.1. Program Counter

- *Pure Capstone*: The program counter (pc) is extended to contain a capability.
- *TransCapstone*: Similar to the general-purpose registers, the program counter (pc) is also extended to contain a capability or an integer.

When pc contains a capability, some of the fields of the capability are checked before each instruction fetch. An exception is raised when any of the following conditions are met:

- The valid field of the capability in pc is 0 (invalid).
- The cursor field of the capability in pc is not aligned to 4.
- The bound of the capability in pc is [base, end), where base and end are the base and end fields of the capability in pc, and the cursor field of the capability in pc is not in the range [base, end-4] (i.e., cursor < base or cursor > end-4).

If no exception is raised, the instruction pointed to by the cursor field of the capability in pc is fetched and executed. The cursor field of the capability in pc is then incremented by 4 (i.e., cursor += 4).

2.5. Added Registers

The Capstone-RISC-V ISA adds the following registers:

Table 2. Additional Registers in Capstone-RISC-V ISA

Capstone Variant	Additional R	Additional Registers			
Pure Capstone	ceh	The sealed capability for the exception handler			
	cih	The sealed capability for the interrupt handler			
TransCapstone	ceh	The sealed capability for the exception handler			
	cwrld	The currently executed world. 0 = normal world, 1 = secure world			
	normal_pc	The program counter for the normal world before the secure world is entered			
	normal_sp	The stack pointer for the normal world before the secure world is entered			
	switch_reg	The index of the general-purpose register used when switching worlds			
	switch_cap	The capability used to store contexts when switching worlds			
	exit_reg	The index of the general-purpose register for receiving the exit code when exiting the secure world			

TODO: talk about how to read/write those registers, especially ceh and cih, which are crucial to the liveness of the system.

2.6. Extension to Memory

The memory is addressed using an XLEN-bit integer at byte-level granularity. In addition to raw integers, each CLEN-bit aligned address can also store a capability. The type of data contained in a memory location is maintained and confusion of the type is not allowed.

2.7. Instruction Set

The Capstone-RISC-V instruction set is based on the RV64G instruction set. The (uncompressed) instructions are fixed 32-bit wide, and laid out in memory in little-endian order. In the encoding space of the RV64G instruction set, Capstone-RISC-V instructions occupies the "custom-2" subset, i.e., the opcode of all Capstone-RISC-V instructions is 0b1011011.

Capstone-RISC-V instruction encodings follow two basic formats: R-type and I-type, as described below (more details are also provided in the *RISC-V ISA Manual*).




Figure 1. R-type instruction format




Figure 2. I-type instruction format

R-type instructions receive up to three register operands, and I-type instructions receive up to two register operands and a 12-bit-wide immediate operand.

3. Capability Manipulation Instructions

Capstone provides instructions for creating, modifying, and destroying capabilities. Note that due to the guarantee of provenance of capabilities, those instructions are the *only* way to manipulate capabilities. In particular, it is not possible to manipulate capabilities by manipulating the content of a memory location or register using other instructions.

3.1. Cursor, Bounds, and Permissions Manipulation

3.1.1. Capability Movement

Capabilities can be moved between registers with the MOVC instruction.




Figure 3. MOVC instruction format

An exception is raised when any of the following conditions are met:

rs1 does not contain a capability

If no exception is raised: If rs1 is the same register as rd, the instruction is a no-op. If rs1 is not the same register as rd, rd will contain the original content of rs1, and if the content is not a non-linear capability (i.e., type != 1) or an exit capability (i.e., type != 6), rs1 will be set to the content of cnull.

3.1.2. Cursor Increment

The CINCOFFSET and CINCOFFSETIMM instructions increment the cursor of a capability by a give amount (offset).




Figure 4. CINCOFFSET instruction format




Figure 5. CINCOFFSETIMM instruction format

An exception is raised when any of the following conditions are met:

- rs1 does not contain a capability.
- rs2 does not contain an integer (for CINCOFFSET).
- The capability in rs1 does not have type = 0 (linear) or type = 1 (non-linear).

If no exception is raised: For CINCOFFSET, the offset is read from rs2. For CINCOFFSETIMM, the offset is the 12-bit sign-extended immediate field imm. If the offset is 0, the instructions are semantically equivalent to MOVC rd, rs1. Otherwise, the instructions are equal to an atomic

execution of MOVC rd, rs1 followed by an increment of the cursor field of rd by the offset.

3.1.3. Cursor Setter and Getter

The cursor field of a capability can also be directly set and read with the SCC and LCC instructions respectively.




Figure 6. SCC instruction format




Figure 7. LCC instruction format

For SCC, an exception is raised if any of the following conditions are met:

- rd does not contain a capability.
- rs1 does not contain an integer.
- The capability in rd does not have type = 0 (linear) or type = 1 (non-linear).

For LCC, an exception is raised if any of the following conditions are met:

- rs1 does not contain a capability.
- The capability in rs1 does not have type = 0 (linear), type = 1 (non-linear), or type = 3 (uninitialised).

3.1.4. Bounds Shrinking

The bounds (base and end fields) of a capability can be shrunk with the SHRINK instruction.




Figure 8. SHRINK instruction format

The instruction reads rs1 and rs2 and attempts to set the bounds of the capability in rd to [rs1, rs2).

- rd does not contain a capability.
- The valid field of the capability in rd is 0 (invalid).
- The type field of the capability in rd is not 0, 1, or 3 (linear, non-linear, or uninitialised).
- rs1 does not contain an integer.
- rs2 does not contain an integer.
- rs1 >= rs2.

• The original bounds of the capability in rd are [base, end) and rs1 < base or rs2 > end.

3.1.5. Bounds Splitting

The SPLIT instruction can split a capability into two by splitting the bounds.




Figure 9. SPLIT instruction format

The instruction reads a capability from rs1 and an integer from rs2 and attempts to split the capability into two capabilities, one with bounds [base, rs2) and the other with bounds [rs2, end), assuming the original bounds were [base, end).

An exception is raised when any of the following conditions are met:

- rs1 does not contain a capability.
- The valid field of the capability in rs1 is 0 (invalid).
- rs2 does not contain an integer.
- The type field of the capability in rs1 is neither 0 nor 1 (neither linear nor non-linear).
- The original bounds of the capability in rs1 are [base, end) and rs2 <= base or rs2 >= end.

If no exception is raised: The capability in rs1 has its end field set to rs2. A new capability is created with base = rs2 and the other fields equal to those of the original capability in rs1. The new capability is written to rd.

3.1.6. Permission Tightening

The TIGHTEN instruction tightens the permissions (perms field) of a capability.




Figure 10. TIGHTEN instruction format

The instruction reads the new permissions from rs1 and attempts to set the perms field of the capability in rd to rs1.

- rd does not contain a capability.
- The valid field of the capability in rd is 0 (invalid).
- The type field of the capability in rd is not 0, 1, or 3 (linear, non-linear, or uninitialised).
- rs1 does not contain an integer.
- The content of rs1 is outside the range of perms.
- The perms field of the capability in rd is p and rs1 ← p does not hold.

3.2. Type Manipulation

Some instructions affect the type field of a capability.

3.2.1. Delinearisation

The DELIN instruction delinearises a linear capability.




Figure 11. DELIN instruction format

An exception is raised when any of the following conditions are met:

- rd does not contain a capability.
- The valid field of the capability in rd is 0 (invalid).
- The type field of the capability in rd is not 0 (linear).

If no exception is raised: The type field of the capability in rd is set to 1 (non-linear).

3.2.2. Initialisation

The INIT instruction transforms an uninitialised capability into a linear capability after its associated memory region has been fully initialised (written with new data).




Figure 12. INIT instruction format

An exception is raised when any of the following conditions are met:

- rd does not contain a capability.
- The valid field of the capability in rd is 0 (invalid).
- The type field of the capability in rd is not 3 (uninitialised).
- The end field and the cursor field of the capability in rd are not equal.

If no exception is raised: The type field of the capability in rd is set to 0 (linear).

3.2.3. Sealing

The SEAL instruction seals a linear capability.




Figure 13. SEAL instruction format

- rd does not contain a capability.
- The valid field of the capability in rd is 0 (invalid).
- The type field of the capability in rd is not 0 (linear).
- The perms field of the capability in rd is not 3 (read-write) or 4 (read-write-execute).
- The size of the memory region associated with the capability in rd is smaller than CLENBYTES *
 33 bytes. That is, end base < CLENBYTES *
 33.
 - The memory location [rd.base, rd.base + CLENBYTES) does not contain a capability.
 - The type field of the capability at the memory location [rd.base, rd.base + CLENBYTES) is neither 0 (linear) nor 1 (non-linear).
 - The perms field of the capability at the memory location [rd.base, rd.base + CLENBYTES) is neither 2 (read-execute) nor 4 (read-write-execute).
 - The memory location [rd.base + CLENBYTES, rd.base + 2 * CLENBYTES) does not contain a capability.
 - The capability at the memory location [rd.base + CLENBYTES, rd.base + 2 * CLENBYTES) is not cnull and its type field is not 4 (sealed).
 - The memory location [rd.base + 2 * CLENBYTES, rd.base + 3 * CLENBYTES) does not contain a capability.
 - The type field of the capability at the memory location [rd.base + 2 * CLENBYTES, rd.base + 3 * CLENBYTES) is neither 0 (linear) nor 1 (non-linear).

If no exception is raised: The type field of the capability in rd is set to 2 (sealed), and the async field of the capability in rd is set to 0 (synchronous).

3.3. Dropping

TODO: check whether dropping is actually necessary.

The DROP instruction invalidates a capability.




Figure 14. DROP instruction format

An exception is raised when any of the following conditions are met:

- rs1 does not contain a capability.
- The valid field of the capability in rs1 is 0 (invalid).

If no exception is raised: The valid field of the capability in rs1 is set to 0 (invalid).

3.4. Revocation

3.4.1. Revocation Capability Creation

The MREV instruction creates a revocation capability.




Figure 15. MREV instruction format

An exception is raised when any of the following conditions are met:

- rs1 does not contain a capability.
- The type field of the capability in rs1 is not 0 (linear).
- The valid field of the capability in rs1 is 0 (invalid).

If no exception is raised: A new capability is created in rd with the same base, end, perms and cursor fields as the capability in rs1. The type field of the new capability is set to 2 (revocation).

3.4.2. Revocation Operation

The REVOKE instruction revokes a capability.




Figure 16. REVOKE instruction format

An exception is raised when any of the following conditions are met:

- rs1 does not contain a capability.
- The type field of the capability in rs1 is not 2 (revocation).
- The valid field of the capability in rs1 is 0 (invalid).

If no exception is raised:

For all capabilities c in the system (in either a register or memory location), its valid field is set to 0 (invalid) if any of the following conditions are met:

- The type field of c is not 2 (revocation), the valid field of c is 1 (valid), and c aliases with rs1
- The type field of c is 2 (revocation), the valid field of c is 1 (valid), and rs1 <t c

The type field of the capability in rs1 is set to 0 (linear) if any of the following conditions are met for each invalidated c:

- The type of c is non-linear (i.e., c.type != 1)
- The perms field of c is not 3 (read-write) or 4 (read-write-execute)

Otherwise, the type field of the capability in rs1 is set to 3 (uninitialised), and its cursor field is set to base.

4. Memory Access Instructions

Capstone provides instructions to load from and store to memory regions using capabilities.

4.1. Load/Store with Capabilities

Capstone offers a set of instructions for loading and storing integers of various sizes using capabilities.

4.1.1. Load

The LDD, LDW, LDH, LDB instructions load an integer in the size of doubleword, word, halfword, and byte respectively. In Capstone, a doubleword is defined as XLENBYTES bytes, a word, halfword, and byte are defined as XLENBYTES/2, XLENBYTES/4, and XLENBYTES/8 bytes respectively.




Figure 19. LDH instruction format




Figure 20. LDB instruction format

An exception is raised when any of the following conditions are met:

- rs1 does not contain a capability.
- The type field of the capability in rs1 is neither 0 (linear) nor 1 (non-linear).
- The valid field of the capability in rs1 is 0 (invalid).
- The perms field of the capability in rs1 is 0 (no access).
- The bound of the capability in rs1 is [base, end), where base and end are the base and end fields of the capability in rs1, and the cursor field of the capability in rs1 is not in the range [base, end-size] (i.e., cursor < base or cursor > end-size), where size is the size (in bytes) of the integer being loaded.
- The cursor field of the capability in rs1 is not aligned to the size of the integer being loaded.

If no exception is raised: Load the content at the memory location [cursor, cursor + size) as an integer, where cursor is the cursor field of the capability in rs1 and size is the size of the integer

(i.e., XLENBYTES, XLENBYTES/2, XLENBYTES/4, or XLENBYTES/8 bytes for LDD, LDW, LDH, and LDB respectively), to rd.

4.1.2. Store

The STD, STW, STH, STB instructions store an integer in the size of doubleword, word, halfword, and byte respectively.




Figure 21. STD instruction format




Figure 22. STW instruction format




Figure 23. STH instruction format




Figure 24. STB instruction format

An exception is raised when any of the following conditions are met:

- rs1 does not contain a capability.
- The type field of the capability in rs1 is not 0, 1, or 3 (linear, non-linear, or uninitialized).
- The valid field of the capability in rs1 is 0 (invalid).
- The perms field of the capability in rs1 is not 3 or 4 (read-write or read-write-execute).
- The bound of the capability in rs1 is [base, end), where base and end are the base and end fields of the capability in rs1, and the cursor field of the capability in rs1 is not in the range [base, end-size] (i.e., cursor < base or cursor > end-size), where size is the size (in bytes) of the integer being loaded.
- The cursor field of the capability in rs1 is not aligned to the size of the scalar value being loaded.
- rs2 does not contain an integer.

If no exception is raised: Store the integer in rs2 to the memory location [cursor, cursor + size), where cursor is the cursor field of the capability in rs1 and size is the size of the integer (i.e., XLENBYTES, XLENBYTES/2, XLENBYTES/4, or XLENBYTES/8 bytes for STD, STW, STH, and STB respectively). The cursor field of the capability in rs1 is set to cursor + size. The data contained in the CLEN-bit aligned memory location [cbase, cend), which alias with memory location [cursor, cursor + size) (i.e., cbase = cursor & ~(CLENBYTES - 1) and cend = cbase + CLENBYTES), will be interpreted as an integer type.

4.2. Load/Store Capabilities

In Capstone, two specific instructions (i.e., LDC and LTC) are used to load and store capabilities.

4.2.1. Load Capabilities

The LDC instruction loads a capability from memory.




Figure 25. LDC instruction format

An exception is raised when any of the following conditions are met:

- rs1 does not contain a capability.
- The type field of the capability in rs1 is neither 0 (linear) nor 1 (non-linear).
- The valid field of the capability in rs1 is 0 (invalid).
- The perms field of the capability in rs1 is 0 (no access).
- The bound of the capability in rs1 is [base, end), where base and end are the base and end fields of the capability in rs1, and the cursor field of the capability in rs1 is not in the range [base, end-CLENBYTES] (i.e., cursor < base or cursor > end-CLENBYTES).
- The cursor field of the capability in rs1 is not aligned to CLEN bits.
- The data contained in the memory location [cursor, cursor + CLENBYTES), where cursor is the cursor field of the capability in rs1, is not a capability.
- The capability being loaded is not a non-linear capability (i.e., type != 1), and the perms field of the capability in rs1 is not 3 or 4 (read-write or read-write-execute).

If no exception is raised: Load the capability at the memory location [cursor, cursor + CLENBYTES), where cursor is the cursor field of the capability in rs1, into rd. If the capability being loaded is not a non-linear capability (i.e., type != 1), the data contained in the memory location [cursor, cursor + CLENBYTES) will be set to the content of cnull.

4.2.2. Store Capabilities

The STC instruction stores a capability to memory.




Figure 26. STC instruction format

- rs1 does not contain a capability.
- The type field of the capability in rs1 is not 0, 1, or 3 (linear, non-linear, or uninitialized).
- The valid field of the capability in rs1 is 0 (invalid).

- The perms field of the capability in rs1 is not 3 or 4 (read-write or read-write-execute).
- The bound of the capability in rs1 is [base, end), where base and end are the base and end fields of the capability in rs1, and the cursor field of the capability in rs1 is not in the range [base, end-CLENBYTES] (i.e., cursor < base or cursor > end-CLENBYTES).
- The cursor field of the capability in rs1 is not aligned to CLEN bits.
- rs2 does not contain a capability.

If no exception is raised: Store the capability in rs2 to the memory location [cursor, cursor + CLENBYTES), where cursor is the cursor field of the capability in rs1. The cursor field of the capability in rs1 is set to cursor + CLENBYTES. If the capability in rs2 is not a non-linear capability (i.e., type != 1), rs2 will be set to the content of cnull.

4.3. TransCapstone Added Instructions

In *TransCapstone*, besides the LDC and STC instructions, two additional instructions (i.e., LDCR and STCR) are added to load and store capabilities from/to the normal memory using raw addresses. These 2 instructions are only available in *TransCapstone* and an exception will be raised if they are executed in *Pure Capstone*.

4.3.1. Load with Raw Addresses

The LDCR instruction loads a capability from the normal memory using raw addresses.




Figure 27. LDCR instruction format

An exception is raised when any of the following conditions are met:

- rs1 does not contain an integer.
- The integer in rs1 is not aligned to CLEN bits.
- The integer in rs1 is in the range [SBASE, SEND) (i.e., SBASE <= rs1 < SEND).
- The data contained in the memory location [rs1, rs1 + CLENBYTES) is not a capability.

If no exception is raised: Load the capability at the memory location [rs1, rs1 + CLENBYTES) into rd. If the capability being loaded is a non-linear capability (i.e. type != 1), the data contained in the memory location [rs1, rs1 + CLENBYTES) will be set to the content of cnull.

4.3.2. Store with Raw Addresses

The STCR instruction stores a capability to the normal memory using raw addresses.




Figure 28. STCR instruction format

An exception is raised when any of the following conditions are met:


- rs1 does not contain an integer.
- The integer in rs1 is not aligned to CLEN bits.
- The integer in rs1 is in the range [SBASE, SEND) (i.e., SBASE <= rs1 < SEND).
- rs2 does not contain a capability.

If no exception is raised: Store the capability in rs2 to the memory location [rs1, rs1 + CLENBYTES). If the capability in rs2 is not a non-linear capability (i.e., type != 1), rs2 will be set to the content of cnull.

5. Control Flow Instructions

5.1. Jump to Capabilities

The CJALR and CBNZ instructions allow jumping to a capability, i.e., setting the program counter to a given capability, in a unconditional or conditional manner.






Figure 30. CBNZ instruction format

An exception is raised when any of the following conditions are met:

- Pure Capstone
 - rs1 does not contain a capability.
 - The type field of the capability in rs1 is neither 0 (linear) nor 1 (non-linear).
 - The perms field of the capability in rs1 is neither 2 (read-execute) nor 4 (read-write-execute).
- TransCapstone
 - cwrld is 0 (normal world).
 - Any of the conditions for *Pure Capstone* are met.

If no exception is raised:

- CJAL: Set the program counter (pc) to the capability in rs1. Meanwhile, the existing capability in pc, with its cursor field replaced by the address of the next instruction, is written to the register rd.
- CBNZ: If the content of rs2 is zero (0), the behaviour is the same as for NOP. Otherwise, set the program counter (pc) to the capability in rs1.

5.2. Domain Crossing

Domains in Capstone-RISC-V are individual software compartments that are protected by a safe context switching mechanism, i.e., domain crossing. The mechanism is provided by the CALL and RETURN instructions.

5.2.1. CALL

The CALL instruction is used to call a sealed capability, i.e., to switch to another *domain*.




Figure 31. CALL instruction format

An exception is raised when any of the following conditions are met:

- Pure Capstone
 - rs1 does not contain a capability.
 - The valid field of the capability in rs1 is 0 (invalid).
 - The type field of the capability in rs1 is not 4 (sealed).
 - The async field of the capability in rs1 is 1 (asynchronous).
- TransCapstone
 - cwrld is 0 (normal world).
 - Any of the conditions for *Pure Capstone* are met.

If no exception is raised:

- 1. Load the content at the memory location [rs1.base, rs1.base + CLENBYTES) to the program counter (pc).
- 2. Load the content at the memory location [rs1.base + CLENBYTES, rs1.base + 2 * CLENBYTES) to the ceh.
- 3. Load the content at the memory location [rs1.base + 2 * CLENBYTES, rs1.base + 3 * CLENBYTES) to the csp.
- 4. Store the former pc, ceh and csp values to the memory location [rs1.base, rs1.base + CLENBYTES), [rs1.base + CLENBYTES, rs1.base + 2 * CLENBYTES) and [rs1.base + 2 * CLENBYTES, rs1.base + 3 * CLENBYTES) respectively.
- 5. Set the type field of the capability in rs1 to 5 (sealed-return), set the reg field of the capability in rs1 to rd, set th async field of the capability in rs1 to 0 (synchronous), and write the capability to the register cra.

5.2.2. RETURN




Figure 32. RETURN instruction format

- Pure Capstone
 - rs1 does not contain a capability.
 - The valid field of the capability in rs1 is 0 (invalid).
 - The type field of the capability in rs1 is not 5 (sealed-return).
 - rs2 does not contain an integer.

- TransCapstone
 - cwrld is 0 (normal world).
 - Any of the conditions for *Pure Capstone* are met.

If no exception is raised:

When rs1.async = 0 (synchronous):

- 1. Load the content at the memory location [rs1.base, rs1.base + CLENBYTES) to the program counter (pc).
- 2. Load the content at the memory location [rs1.base + CLENBYTES, rs1.base + 2 * CLENBYTES) to the ceh.
- 3. Load the content at the memory location [rs1.base + 2 * CLENBYTES, rs1.base + 3 * CLENBYTES) to the csp.
- 4. Store the former pc, ceh and csp values to the memory location [rs1.base, rs1.base + CLENBYTES), [rs1.base + CLENBYTES, rs1.base + 2 * CLENBYTES) and [rs1.base + 2 * CLENBYTES, rs1.base + 3 * CLENBYTES) respectively.
- 5. Set the type field of the capability in rs1 to 4 (sealed), and write the capability to the register x[reg] where reg is the reg field of the capability in rs1.

When rs1.async = 1 (asynchronous):

- 1. Load the content at the memory location [rs1.base, rs1.base + CLENBYTES) to the program counter (pc).
- 2. For i = 1, 2, ..., 31, load the content at the memory location [rs1.base + i * CLENBYTES, rs1.base + (i + 1) * CLENBYTES), to x[i] (the i-th general-purpose register).
- 3. Write the former value of pc, with the cursor field replaced by the content of rs2, to the memory location [rs1.base, rs1.base + CLENBYTES).
- 4. For i = 1, 2, ..., 31, store the content of x[i] (the i-th general-purpose register) to the memory location [rs1.base + i * CLENBYTES, rs1.base + (i + 1) * CLENBYTES). When i = rs1, store the content of cnull instead to [rs1.base + i * CLENBYTES, rs1.base + (i + 1) * CLENBYTES).
- 5. Set the type field of the capability in rs1 to 4 (sealed), and write the capability to the exception handler register ceh.

Note

When the async field of a sealed-return capability is 1 (asynchronous), some memory accesses are granted by this capability. The following table shows the memory accesses granted by sealed and sealed-return capabilities in different scenarios.

Table 3. Memory accesses granted by sealed and sealed-return capabilities

Capability type	async	Read	Write	Execute
Sealed	0	No	No	No

Capability type	async	Read	Write	Execute
Sealed	1	No	No	No
Sealed-return	0	No	No	No
Sealed-return	1	cursor in [base, end)	cursor in [base, end)	No

5.3. A World Switching Extension for TransCapstone

In *TransCapstone*, a pair of extra instructions, i.e., CAPENTER and CAPEXIT, is added to support switching between the secure world and the normal world. The CAPENTER instruction causes an entry into the secure world from the normal world, and the CAPEXIT instruction causes an exit from the secure world into the normal world.

The CAPENTER instruction can only be used in the normal world, whereas the CAPEXIT instruction can only be used in the secure world. In addition, the CAPEXIT instruction can only be used when an exit capability is provided. Attempting to use those instructions in the wrong world or without the required capability will cause an exception. The behaviours of these 2 instructions roughly correspond to the CALL and RETURN instructions respectively.

5.3.1. CAPENTER




Figure 33. CAPENTER instruction format

An exception is raised when any of the following conditions are met:

- cwrld is 1 (secure world).
- rs1 does not contain a capability.
- The valid field of the capability in rs1 is 0 (invalid).
- The type field of the capability in rs1 is not 4 (sealed).

If no exception is raised:

When rs1.async = 0 (synchronous):

- 1. Load the content at the memory location [rs1.base, rs1.base + CLENBYTES) to the program counter (pc).
- 2. Load the content at the memory location [rs1.base + CLENBYTES, rs1.base + 2 * CLENBYTES) to the ceh.
- 3. Load the content at the memory location [rs1.base + 2 * CLENBYTES, rs1.base + 3 * CLENBYTES) to the csp.
- 4. Store the former value of pc and sp to normal_pc and normal_sp respectively.
- 5. Set the type field of the capability in rs1 to 5 (sealed-return), set the async field of the capability

in rs1 to 0 (synchronous), and write the capability to switch_cap.

- 6. Write rs1 to switch_reg.
- 7. Create a capability of type = 6 (exit) in cra.
- 8. Set exit_reg to rd.
- 9. Set cwrld to 1 (secure world).

When rs1.async = 1 (asynchronous):

- 1. Load the content at the memory location [rs1.base, rs1.base + CLENBYTES) to the program counter (pc).
- 2. Load the content at the memory location [rs1.base + CLENBYTES, rs1.base + 2 * CLENBYTES) to the ceh.
- 3. For i = 1, 2, ..., 31, load the content at the memory location [rs1.base + (i + 1) * CLENBYTES, rs1.base + (i + 2) * CLENBYTES), to x[i] (the i-th general-purpose register).
- 4. Store the former value of pc and sp to normal_pc and normal_sp respectively.
- 5. Set the type field of the capability in rs1 to 5 (sealed-return), set the async field of the capability in rs1 to 0 (synchronous), and write the capability to switch_cap.
- 6. Write rs1 to switch req.
- 7. Set exit reg to rd.
- 8. Set cwrld to 1 (secure world).

Note

The rd register will be set to a value indicating the cause of exit when the CPU core exits from the secure world synchronously or asynchronously.

5.3.2. CAPEXIT




Figure 34. CAPEXIT instruction format

- cwrld is 0 (normal world).
- rs1 does not contain a capability.
- The valid field of the capability in rs1 is 0 (invalid).
- The type field of the capability in rs1 is not 6 (exit).
- rs2 does not contain an integer.
- switch_cap does not contain a capability.
- The valid field of the capability in switch_cap is 0 (invalid).

- The type field of the capability in switch_cap is not 4 (sealed-return).
- The async field of the capability in switch_cap is 1 (asynchronous).

If no exception is raised:

- 1. Write the content of normal_pc and normal_sp to pc and sp respectively.
- 2. Write the former value of pc, with the cursor field replaced by the content of rs2, to the memory location [switch_cap.base, switch_cap.base + CLENBYTES).
- 3. Write the former value of ceh and csp to the memory location [switch_cap.base + CLENBYTES, switch_cap.base + 2 * CLENBYTES) and [switch_cap.base + 2 * CLENBYTES, switch_cap.base + 3 * CLENBYTES) respectively.
- 4. Set the type field of switch_cap to 4 (sealed), set the async field of switch_cap to 0 (synchronous), and write it to x[switch_reg].
- 5. Set the register x[exit_reg] to 0 (normal exit).
- 6. Set cwrld to 0 (normal world).

6. Adjustments to Existing Instructions

For most existing instructions in the RISC-V ISA, the adjustments are straightforward. Their behaviour is unchanged, and an exception is raised if any of the operands (i.e., rs1, rs2 or rd) contains a capability. For control flow instructions and memory access instructions, however, the behaviour is slightly changed to be capability-aware.

6.1. Control Flow Instructions

In RISC-V, a set of instructions are used to control the flow of execution. These instructions include conditional branch instructions (i.e., beq, bne, blt, bge, bltu, and bgeu), and unconditional jump instructions (i.e., jal and jalr). In Capstone, adjustments are made to these instructions to support capability-aware execution.




Figure 41. jal instruction format (J-type)

imm[20|10:1|11|19:12]

31

31	20 19 15	14 12 11 7	6 0
imm[11:0]	rs1 (I)	0b000 rd (I)	0b1100111

12 11

rd (I)

Figure 42. jalr instruction format (I-type)

0b1101111

The following adjustments are made to these instructions:

- Pure Capstone
 - An exception is raised if rs1, rs2 or rd contains a capability.
 - The cursor field of the capability in pc, instead of pc itself, is changed by the instruction.
 - If the instruction is jal or jalr, the cursor field of the capability in pc, which contains the address of the next instruction, is written to rd.
- TransCapstone
 - An exception is raised if rs1, rs2 or rd contains a capability.
 - If cwld is 1 (secure world), the cursor field of the capability in pc, instead of pc itself, is changed by the instruction.
 - If cwld is 1 (secure world) and the instruction is jal or jalr, the cursor field of the capability in pc, which contains the address of the next instruction, is written to rd.

6.2. Memory Access Instructions

In RISC-V, memory access instructions include load instructions (i.e., lb, lh, lw, lbu, lhu, lwu, ld, and fld), and store instructions (i.e., sb, sh, sw, sd, and fsd). As the Capstone-RISC-V ISA extends each of the 32 general-purpose registers, instructions that take these registers as operands are also extended. These instructions (i.e., lb, lh, lw, lbu, lhu, lwu, ld, sb, sh, sw, and sd) take an integer as a raw address, and load or store a value from or to this address. In Capstone, adjustments are made to these instructions to support capability-aware memory access.

31	20 19	15 14 1	2 11 7	6 0
imm[11:0]	rs	s1 (I) 0b000	rd (I)	0000011
Figure 43. lb instruction form	at (I-type)			

31	20 19	15 14 12	11 7	6 0
imm[11:0]	rs1 (I)	0b001	rd (I)	0000011

Figure 44. lh instruction format (I-type)




Figure 45. lw instruction format (I-type)




Figure 46. lbu instruction format (I-type)




Figure 47. lhu instruction format (I-type)

31				20	19		15	14	12	11		7	6		0
	imm[11:0) []				rs1 (I)	,	0	o110		rd (I)			0000011	
igure 48. lwu i	instructi	on fo	ormat (I-	type)										
31	25	24		20	19		15	14	12	11		7	6		C
imm[11:5	5]		rs2 (I)			rs1 (I)		Ol	0000		imm[4:0]			0100011	
igure 49. sb in 31 imm[11:5	25	24	rs2 (I)	-	19	rs1 (I)	15	14	12 o001	11	imm[4:0]	7	6	0100011	
igure 50. sh in	- 1	n for		•		12.1 (4)	I		1	1	, , ,	1	<u> </u>		
31	25	24		20	19		15	14	12	11		7	6		(
imm[11:5	5]	١.	rs2 (I)			rs1 (I)		0	010		imm[4:0]		١.	0100011	
Figure 51. sw ir	nstructio	n foi	rmat (S-t	уре)	· ·	•	•		•			•			•
31	25	24		20	19		15	14	12	11		7	6		0
imm[11:5	51	'	rs2 (I)	•	'	rs1 (I)	•	l oi	0011	·	imm[4:0]	•	<u> </u>	0100011	•

Figure 52. sd instruction format (S-type)

The following adjustments are made to these instructions:

- Pure Capstone
 - An exception is raised if any of these instructions is executed.
- TransCapstone
 - An exception is raised if any of these instructions is executed when cwld is 1 (secure world).
 - An exception is raised if rs1, rs2 or rd contains a capability.
 - An exception is raised if the address to be accessed is within the range (SBASE-size, SEND) (i.e. addr = x[rs1] + sext(imm) and SBASE-size < addr < SEND), where size is the size (in bytes) of the integer to be loaded or stored.

7. Interrupts and Exceptions

TODO: add support for nesting

7.1. Exception and Exit Codes

Note

For pure Capstone, there is only one place where exception codes are relevant, which is the argument to pass to the exception handler domain. For TransCapstone, however, there are three places where we need to consider some form of exception codes:

- 1. (Handleable Exception) The argument to pass to the exception handler domain.
- 2. (Unhandleable Exception) The value returned to the CAPENTER instruction in the user process.
- 3. (Interrupt) The exception code that the OS sees.

The argument to pass to the exception handler domain will be in the register a1, and the rd operand of CAPENTER will be the exit code the user process receives.

The *exception code* is what the exception handler domain receives as an argument when an exception occurs on pure Capstone or in TransCapstone secure world. It is an integer value that indicates what the type of the exception is. TransCapstone also has *exit codes*, which are the values returned to the CAPENTER instruction in case the exception cannot be handled in the secure world. We define the exception code and the exit code for each type of exception below. It aligns with the exception codes defined in RISC-V 64, where applicable, for ease of implementation and interoperability.

Table 4. Exception codes and exit codes for pure Capstone and TransCapstone secure world

Exception	Exception code	TransCapstone exit code
Instruction address misaligned	0	1
Instruction access fault	1	1
Illegal instruction	2	1
Breakpoint	3	1
Load address misaligned	4	1
Load access fault	5	1
Store/AMO address misaligned	6	1
Store/AMO access fault	7	1
Unexpected operand type	8	1
Invalid capability	9	1

Note

Currently, we use the same exit code 1 for all exception types to protect the confidentiality of the secure world execution.

7.2. Pure Capstone

For pure Capstone, the handling of interrupts and exceptions is relatively straightforward. Regardless of whether the event is an interrupt or an exception, or what the type of the interrupt or exception is, the processor core will always transfer the control flow to the corresponding handler domain (specified in the ceh register for exceptions and the cih register for interrupts). The current context is saved and sealed in a sealed-return capability which is then supplied to the exception handler domain as an argument. When exception handling is complete, the exception handler domain can use the RETURN instruction to resume the execution of the excepted domain. This process resembles that of a CALL-RETURN pair, except that it is asynchronous, rather than synchronous, to the execution of the original domain.

TODO: specify what "panics" means here

TODO: specify what happens if any of the involved memory accesses fails

7.2.1. Handling of Interrupts

TODO: need to specify how to record cause of the interrupt

TODO: interrupt masking

TODO: record the pending interrupts

The interrupt is ignored if any of the following conditions is met:

- The cih register does not contain a capability.
- The capability in cih is invalid (valid = 0).
- The capability in cih is not a sealed capability (type != 4).

Otherwise:

- 1. Load the program counter pc from memory location [cih.base, cih.base + CLENBYTES).
- 2. For i = 1, 2, ..., 31, load the content of the i-th general-purpose register from memory location [cih.base + i * CLENBYTES, cih.base + (i + 1) * CLENBYTES).
- 3. Scrub the other general-purpose registers.
- 4. Store the original program counter pc to the memory location [cih.base + CLENBYTES, cih.base + 2 * CLENBYTES).
- 5. For i = 1, 2, ..., 31, store the *original* content of the i-th general-purpose register to memory location [cih.base + i * CLENBYTES, cih.base + (i + 1) * CLENBYTES).

- 6. Set the type field of cih to 5 (sealed-return), reg field of cih to 0 (asynchronous), and async field of cih to 1 (asynchronous).
- 7. Write the content of cih to the register c1.
- 8. Write the exception code to the register $\times 10$.

7.2.2. Handling of Exceptions

The CPU core panics if any of the following conditions is met:

- The ceh register does not contain a capability.
- The capability in ceh is invalid (valid = 0).
- The capability in ceh is not a sealed capability (type != 4).

Otherwise:

- 1. Load the program counter pc from memory location [ceh.base, ceh.base + CLENBYTES).
- 2. For i = 1, 2, ..., 31, load the content of the i-th general-purpose register from memory location [ceh.base + i * CLENBYTES, ceh.base + (i + 1) * CLENBYTES).
- 3. Scrub the other general-purpose registers.
- 4. Store the original program counter pc to the memory location [ceh.base + CLENBYTES, ceh.base + 2 * CLENBYTES).
- 5. For i = 1, 2, ..., 31, store the *original* content of the i-th general-purpose register to memory location [ceh.base + i * CLENBYTES, ceh.base + (i + 1) * CLENBYTES).
- 6. Set the type field of ceh to 5 (sealed-return), reg field of ceh to 0 (asynchronous), and async field of ceh to 1 (asynchronous).
- 7. Write the content of ceh to the register c1.
- 8. Write the exception code to the register $\times 10$.

7.3. TransCapstone

TransCapstone retains the same interrupt and exception handling mechanims for the normal world as in RISC-V 64.

For the secure world in TransCapstone, the handling of interrupts and exceptions is more complex, and it becomes relevant whether the event is an interrupt or an exception.

For interrupts, in order to prevent denial-of-service attacks by the secure world, the processor core needs to transfer the control back to the normal world safely. The interrupt will be translated to one in the normal world that occurs at the CAPENTER instruction used to enter the secure world. Since interrupts are typically relevant only to the management of system resources, the interrupt should be transparent to both the secure world and the user process. In other words, the secure world will simply resume execution from where it was interrupted after the interrupt is handled by the normal-world OS.

For exceptions, we want to give the secure world the chance handle them first. If the secure world

manages to handle the exception, the normal world will not be involved. The end result is that the whole exception or its handling is not even visible to the normal world. If the secure world fails to handle an exeption (i.e., when it would end up panicking in the case of pure Capstone, such as when ceh is not a valid sealed capability), however, the normal world will take over. The exception will not be translated into an exception in the normal world, but instead indicated in the exit code that the CAPENTER instruction in the user process receives. The user process can then decide what to do based on the exit code (e.g., terminate the domain in the secure world).

Below we discuss the details of the handling of interrupts and exceptions generated in the secure world.

7.3.1. Handling of Secure-World Interrupts

When an interrupt occurs in the secure world, the processor core directly saves the full context, scrubs it, and exits to the normal world. It then generates a corresponding interrupt in the normal world, and and follows the normal-world interrupt handling process thereafter.

If the content in switch_reg is a valid sealed capability:

- Store the current value of the program counter (pc) to the memory location [switch_cap.base, switch_cap.base + CLENBYTES).
- 2. For i = 1, 2, ..., 31, store the content of the i-th general purpose to the memory location [switch_cap.base + i * CLENBYTES, switch_cap.base + (i + 1) * CLENBYTES).
- 3. Set the async field of switch_cap to 1 (asynchronous).
- 4. Write the content of switch_cap to the register x[switch_reg].
- 5. Load the program counter pc and the stack pointer sp from normal_pc and normal_sp respectively.
- 6. Scrub the other general-purpose registers.
- 7. Set the cwrld register to 0 (normal world).
- 8. Trigger an interrupt in the normal world.

Otherwise:

- 1. Write the content of cnull to the register x[switch_reg].
- 2. Load the program counter pc and the stack pointer sp from normal_pc and normal_sp respectively.
- 3. Scrub the other general-purpose registers.
- 4. Set the cwrld register to 0 (normal world).
- 5. Trigger an interrupt in the normal world.

Note that in this case, there will be another exception in the normal world when the user process resumes execution after the interrupt has been handled by the OS, due to the invalid switch_cap value written to the CAPENTER operand.

7.3.2. Handling of Secure-World Exceptions

When an exception occurs, the processor core first attempts to handle the exception in the secure

world, in the similar way as in pure Capstone. If this fails (ceh is not valid), the processor core saves the full context if it can and exits to the normal world with a proper error code.

If the content in ceh is a valid sealed capability:

- 1. Load the program counter pc from memory location [ceh.base, ceh.base + CLENBYTES).
- 2. For i = 1, 2, ..., 31, load the content of the i-th general-purpose register from memory location [ceh.base + i * CLENBYTES, ceh.base + (i + 1) * CLENBYTES).
- 3. Store the original program counter pc to the memory location [ceh.base + CLENBYTES, ceh.base + 2 * CLENBYTES).
- 4. For i = 1, 2, ..., 31, store the *original* content of the i-th general-purpose register to memory location [ceh.base + i * CLENBYTES, ceh.base + (i + 1) * CLENBYTES).
- 5. Set the type field of ceh to 5 (sealed-return), and reg field of ceh to 0 (asynchronous).
- 6. Write the content of ceh to the register c1.
- 7. Write the exception code to the register $\times 10$.

Note that this is exactly the same as the handling of exceptions in pure Capstone.

Otherwise:

If the content in switch_reg is a valid sealed capability:

- 1. Store the current value of the program counter (pc) to the memory location [switch_cap.base, switch_cap.base + CLENBYTES).
- 2. For i = 1, 2, ..., 31, store the content of the i-th general purpose to the memory location [switch_cap.base + i * CLENBYTES, switch_cap.base + (i + 1) * CLENBYTES).
- 3. Set the async field of switch cap to 1 (asynchronous).
- 4. Write the content of switch_cap to the register x[switch_reg].
- 5. Load the program counter pc and the stack pointer sp from normal_pc and normal_sp respectively.
- 6. Write the exit code to the register x[exit_reg].
- 7. Set the cwrld register to 0 (normal world).

Otherwise:

- 1. Write the content of cnull to the register x[switch_reg].
- 2. Load the program counter pc and the stack pointer sp from normal_pc and normal_sp respectively.
- 3. Write the exit code to the register x[exit_reg].
- 4. Set the cwrld register to 0 (normal world).

Note

Compare this with CAPEXIT. We require that CAPEXIT be provided with a valid sealed-return capability rather than use the latent capability in switch_cap. This allows us to enforce

containment of domains in the secure world, so that a domain is prevented from escaping from the secure world when such a behaviour is undesired.	

8. Memory Consistency Model

TODO

Appendix A: Debugging Instructions (Non-Normative)

A.1. World Switching

The instructions SETWORLD and ONPARTITION are related to world switching in TransCapstone-RISC-V.




Figure 53. SETWORLD instruction format

31		25	24			20	19			15	14	12	11		7	6				0
		'	,	-	'	'		'		1	l '	1	'	' '	'	'	' '	,	1	_
	0b0001101			*				rs1	(l)		0b00	00		*			0b10	011011		
		. 1									l .					1 .				

Figure 54. ONPARTITION instruction format

The instructions load their operands from the register rs1, which expects an integer. SETWORLD directly sets the core to the specified world (0 for normal world and non-zero for secure world). The program counter will also be made into a capability or an integer correspondingly while retaining the cursor value. ONPARTITION switches on (non-zero) or off (0) the world partitioning checks in memory.

The instructions make it easy to set up the environment for testing either pure Capstone or TransCapstone:

- Pure Capstone: secure world, world partitioning checks off
- TransCapstone: normal world, world partitioning checks on

A.2. Exception Handling

The instructions SETEH and ONNORMALEH affect the behaviours of interrupt and exception handling.




Figure 55. SETEH instruction format




Figure 56. ONNORMALEH instruction format

The SETEH instruction sets the secure-world exception handler domain (i.e., ceh) to the specified capability in rs1. The ONNORMALEH instruction checks the integer value in rs1 and switches on (non-zero) or off (0) normal world handling of secure-world exceptions. When this is on, an exception that occurs in the secure world will trap to the normal world first before being handled

by the secure-world exception handler (ceh), which is the expected behaviour in TransCapstone. When it is off, the exception will be directly handled by the secure-world exception handler, as is expected in pure Capstone.

Appendix B: Instruction Listing




Figure 57. Instruction format: R-type




Figure 58. Instruction format: I-type

Table 5. Debugging instructions

Mnemonic	Format	Func3	Func7	rs1	rs2	rd	imm[11:0]	World	Variant
QUERY	R	000	0000000	I	-	-	-	*	*
RCUPDATE	R	000	0000001	I	-	I	-	*	*
ALLOC	R	000	0000010	I	-	I	-	*	*
REV	R	000	0000011	I	-	-	-	*	*
CAPCREATE	R	000	0000100	-	-	С	-	*	*
САРТҮРЕ	R	000	0000101	I	-	С	-	*	*
CAPNODE	R	000	0000110	I	-	С	-	*	*
CAPPERM	R	000	0000111	I	-	С	-	*	*
CAPBOUND	R	000	0001000	I	I	С	-	*	*
CAPPRINT	R	000	0001001	I	-	-	-	*	*
TAGSET	R	000	0001010	I	I	-	-	*	*
TAGGET	R	000	0001011	I	-	I	-	*	*
SETWORLD	R	000	0001100	I	-	-	-	*	Т
ONPARTITION	R	000	0001101	I	-	-	-	*	Т
SETEH	R	000	0001110	С	-	-	-	*	Т
ONNORMALEH	R	000	0001111	I	-	-	-	*	Т

Table 6. Capability manipulation instructions

Mnemonic	Format	Func3	Func7	rs1	rs2	rd	imm[11:0]	World	Variant
REVOKE	R	001	0000000	С	-	-	-	*	*
SHRINK	R	001	0000001	I	I	С	-	*	*
TIGHTEN	R	001	0000010	I	-	С	-	*	*
DELIN	R	001	0000011	-	-	С	-	*	*
LCC	R	001	0000100	С	-	I	-	*	*
SCC	R	001	0000101	I	-	С	-	*	*

Mnemonic	Format	Func3	Func7	rs1	rs2	rd	imm[11:0]	World	Variant
SPLIT	R	001	0000110	С	I	С	-	*	*
SEAL	R	001	0000111	-	-	С	-	*	*
MREV	R	001	0001000	С	-	С	-	*	*
INIT	R	001	0001001	-	-	С	-	*	*
MOVC	R	001	0001010	С	-	С	-	*	*
DROP	R	001	0001011	С	-	-	-	*	*
CAPGET	R	001	0001100	-	-	С	-	N	*
CINCOFFSET	R	001	0001101	С	I	С	-	*	*
CINCOFFSETIMM	I	011	-	С	-	С	S	*	*

Table 7. Memory access instructions

Mnemonic	Format	Func3	Func7	rs1	rs2	rd	imm[11:0]	World	Variant
LDC	R	001	0010000	С	-	С	-	*	*
STC	R	001	0010001	С	С	-	-	*	*
LDD	R	001	0010010	С	-	I	-	*	*
STD	R	001	0010011	С	I	-	-	*	*
LDW	R	001	0010100	С	-	I	-	*	*
STW	R	001	0010101	С	I	-	-	*	*
LDH	R	001	0010110	С	-	I	-	*	*
STH	R	001	0010111	С	I	-	-	*	*
LDB	R	001	0011000	С	-	I	-	*	*
STB	R	001	0011001	С	I	-	-	*	*
LDCR	R	001	0011010	I	-	С	-	N	Т
STCR	R	001	0011011	I	С	-	-	N	Т

 $Table\ 8.\ Control\ flow\ instructions$

Mnemonic	Format	Func3	Func7	rs1	rs2	rd	imm[11:0]	World	Variant
CALL	R	001	0100000	С	-	-	-	S	*
RETURN	R	001	0100001	С	I	-	-	S	*
CJALR	R	001	0100010	С	-	С	-	S	*
CBNZ	R	001	0100011	С	I	-	-	S	*
CAPENTER	R	001	0100100	С	-	I	-	N	Т
CAPEXIT	R	001	0100101	С	I	-	-	S	Т

Note	
For instruction operands:	
I Integer register	
C Capability register	
- Not used	
For immediates:	
S Sign-extended	
Z Zero-extended	
- Not used	
For worlds:	
N Normal world	
Secure world	
* Either world	
For variants:	
P Pure Capstone	
T TransCapstone	
* Either variant	

Appendix C: Assembly Code Examples

TODO

Appendix D: Abstract Binary Interface (Non-Normative)

TODO